


Automotive PSoC[®] Programmable System-on-Chip[™]

Features

- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
 - M8C processor speeds up to 24 MHz
 - Two 8 × 8 multiply, 32-bit accumulate
 - Low power at high speed
 - Operating voltage: 3.0 V to 5.25 V
 - Automotive temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC[®] blocks)
 - 12 rail-to-rail analog PSoC blocks provide:
 - Up to 14-bit analog-to-digital converters (ADCs)
 - Up to 9-bit digital-to-analog converters (DACs)
 - Programmable gain amplifiers (PGAs)
 - Programmable filters and comparators
 - 16 digital PSoC blocks provide:
 - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
 - Cyclic redundancy check (CRC) and pseudo-random sequence (PRS) modules
 - Full- or half-duplex UART
 - SPI master or slave
 - Connectable to all general purpose I/O (GPIO) pins
 - Complex peripherals by combining blocks
- Precision, programmable clocking
 - Internal ±5% 24- and 48-MHz oscillator
 - High accuracy 24 MHz with optional 32.768 kHz crystal and phase-locked loop (PLL)
 - Optional external oscillator, up to 24 MHz
 - Internal low-speed, low-power oscillator for watchdog and sleep functionality
- Flexible on-chip memory
 - 32 KB flash program storage, 1000 erase/write cycles
 - 2 KB SRAM data storage
 - In-system serial programming (ISSP)
 - Partial flash updates
 - Flexible protection modes
 - EEPROM emulation in flash
- Programmable pin configurations
 - 25 mA sink, 10 mA drive on all GPIOs
 - Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIOs
 - Up to 12 analog inputs on GPIOs^[1]
 - Four 30 mA analog outputs on GPIOs
 - Configurable interrupt on all GPIOs
- Additional system resources
 - Inter-Integrated Circuit (I²C[™]) slave, master, or multimaster operation up to 400 kHz
 - Watchdog and sleep timers
 - User-configurable low-voltage detection (LVD)
 - Integrated supervisory circuit
 - On-chip precision voltage reference
- Complete development tools
 - Free development software (PSoC Designer[™])
 - Full featured, in-circuit emulator (ICE) and programmer
 - Full-speed emulation
 - Complex breakpoint structure
 - 128 KB trace memory

Logic Block Diagram



Note

1. There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the [PSoC Technical Reference Manual](#) for more details

Contents

PSoC Functional Overview	3	DC Electrical Characteristics	16
The Digital System	3	AC Electrical Characteristics	30
The Analog System	4	Packaging Information	40
Additional System Resources	5	Thermal Impedances	41
PSoC Device Characteristics	5	Capacitance on Crystal Pins	41
Getting Started	6	Solder Reflow Specifications	41
Application Notes	6	Tape and Reel Information	42
Development Kits	6	Development Tool Selection	44
Training	6	Software	44
CYPros Consultants	6	Development Kits	44
Solutions Library	6	Evaluation Tools	44
Technical Support	6	Device Programmers	45
Development Tools	7	Accessories (Emulation and Programming)	45
PSoC Designer Software Subsystems	7	Ordering Information	46
Designing with PSoC Designer	8	Ordering Code Definitions	46
Select User Modules	8	Reference Information	47
Configure User Modules	8	Acronyms	47
Organize and Connect	8	Reference Documents	47
Generate, Verify, and Debug	8	Document Conventions	48
Pinouts	9	Glossary	48
28-Pin Part Pinout	9	Document History Page	53
48-Pin Part Pinout	10	Sales, Solutions, and Legal Information	55
Registers	11	Worldwide Sales and Design Support	55
Register Conventions	11	Products	55
Register Mapping Tables	11	PSoC® Solutions	55
Electrical Specifications	14	Cypress Developer Community	55
Absolute Maximum Ratings	15	Technical Support	55
Operating Temperature	15		

PSoC Functional Overview

The PSoC programmable system-on-chip family consists of many devices with On-Chip Controllers. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the [Logic Block Diagram on page 1](#), is comprised of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global buses allow all the device resources to be combined into a complete custom system. The automotive PSoC CY8C29x66 family can have up to three I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIOs.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four million instructions per second (MIPS), 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory includes 32 KB of flash for program storage and 2 KB of SRAM for data storage. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software intellectual property (IP) protection.

The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to ±5% over temperature and voltage. A low power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital resources, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt.

The Digital System


The digital system is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include those listed here.

- PWMs (8- to 32-bit)
- PWMs with deadband (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I²C master, slave, or multimaster (implemented in a dedicated I²C block)
- Cyclic redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in [Table 1 on page 5](#).

Figure 1. Digital System Block Diagram




The Analog System

The analog system is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are as follows:

- ADCs (up to four, with 6- to 14-bit resolution, selectable as incremental, delta-sigma, or successive approximation register (SAR))
- Filters (two- and four-pole band pass, low pass, and notch)
- Amplifiers (up to four, with selectable gain up to 48x)
- Instrumentation amplifiers (up to two, with selectable gain up to 93x)
- Comparators (up to four, with 16 selectable thresholds)
- DACs (up to four, with 6- to 9-bit resolution)
- Multiplying DACs (up to four, with 6- to 9-bit resolution)
- High current output drivers (four with 30-mA drive)
- 1.3-V reference (as a system resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram



Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, LVD, and power-on reset (POR). Brief statements describing the merits of each system resource are given below:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multiplier with 32-bit accumulate to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta-sigma ADCs.
- The I²C module provides 0 to 400 kHz communication over two wires. Slave, master, and multimaster modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in [Table 1](#).

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 ^[2]	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[3]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 ^[2]	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A ^[2]	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 ^[2]	up to 38	2	8	up to 38	0	4	6 ^[3]	1 K	16 K
CY8C21x45 ^[2]	up to 24	1	4	up to 24	0	4	6 ^[3]	512	8 K
CY8C21x34 ^[2]	up to 28	1	4	up to 28	0	2	4 ^[3]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[3]	256	4 K
CY8C20x34 ^[2]	up to 28	0	0	up to 28	0	0	3 ^[3,4]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 ^[3,4]	up to 2 K	up to 32 K

Notes

2. Automotive qualified devices available in this group.
3. Limited analog functionality.
4. Two analog blocks and one CapSense[®] block.

Getting Started

For in depth information, along with detailed programming details, see the *PSoC[®] Technical Reference Manual*.

For up-to-date ordering, packaging, and electrical specification information, see the latest [PSoC device datasheets](#) on the web.

Application Notes

[Cypress application notes](#) are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

[PSoC Development Kits](#) are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

[Free PSoC technical training](#) (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the [CYPros Consultants](#) web site.

Solutions Library

Visit our growing [library of solution focused designs](#). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

[Technical support](#) – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - Hardware and software I²C slaves and masters
 - Full-speed USB 2.0
 - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.

Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

1. Select [User Modules](#).
2. Configure user modules.
3. Organize and connect.
4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called “user modules.” User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These [user module datasheets](#) explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer’s debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Pinouts

The automotive CY8C29x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a “P”) is capable of digital I/O. However, V_{SS}, V_{DD}, and XRES are not capable of digital I/O.


28-Pin Part Pinout

Table 2. 28-Pin Part Pinout (SSOP)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O	I	P2[3]	Direct switched capacitor block input
8	I/O	I	P2[1]	Direct switched capacitor block input
9	Power		V _{SS}	Ground connection
10	I/O		P1[7]	I ² C serial clock (SCL)
11	I/O		P1[5]	I ² C serial data (SDA)
12	I/O		P1[3]	
13	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ⁵
14	Power		V _{SS}	Ground connection
15	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ⁵
16	I/O		P1[2]	
17	I/O		P1[4]	Optional external clock (EXTCLK) input.
18	I/O		P1[6]	
19	Input		XRES	Active high external reset with internal pull-down
20	I/O	I	P2[0]	Direct switched capacitor block input
21	I/O	I	P2[2]	Direct switched capacitor block input
22	I/O		P2[4]	External analog ground (AGND)
23	I/O		P2[6]	External voltage reference (V _{REF})
24	I/O	I	P0[0]	Analog column mux input
25	I/O	I/O	P0[2]	Analog column mux input and column output
26	I/O	I/O	P0[4]	Analog column mux input and column output
27	I/O	I	P0[6]	Analog column mux input
28	Power		V _{DD}	Supply voltage

LEGEND: A = Analog, I = Input, and O = Output.

Figure 3. CY8C29466 28-Pin PSoC Device



Note

5. These are the ISSP pins, which are not high Z when coming out of POR. See the *PSoC Technical Reference Manual* for details.


48-Pin Part Pinout

Table 3. 48-Pin Part Pinout (SSOP)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O	I	P2[3]	Direct switched capacitor block input
8	I/O	I	P2[1]	Direct switched capacitor block input
9	I/O		P4[7]	
10	I/O		P4[5]	
11	I/O		P4[3]	
12	I/O		P4[1]	
13	Power		V _{SS}	Ground connection
14	I/O		P3[7]	
15	I/O		P3[5]	
16	I/O		P3[3]	
17	I/O		P3[1]	
18	I/O		P5[3]	
19	I/O		P5[1]	
20	I/O		P1[7]	I ² C serial clock (SCL)
21	I/O		P1[5]	I ² C serial data (SDA)
22	I/O		P1[3]	
23	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ⁶
24	Power		V _{SS}	Ground connection
25	I/O		P1[0]	Crystal output (XTALout), I ² C Serial Data (SDA), ISSP-SDATA ⁶
26	I/O		P1[2]	
27	I/O		P1[4]	Optional external clock (EXTCLK) input
28	I/O		P1[6]	
29	I/O		P5[0]	
30	I/O		P5[2]	
31	I/O		P3[0]	
32	I/O		P3[2]	
33	I/O		P3[4]	
34	I/O		P3[6]	
35	Input		XRES	Active high external reset with internal pull-down
36	I/O		P4[0]	
37	I/O		P4[2]	
38	I/O		P4[4]	
39	I/O		P4[6]	
40	I/O	I	P2[0]	Direct switched capacitor block input
41	I/O	I	P2[2]	Direct switched capacitor block input
42	I/O		P2[4]	External analog ground (AGND)
43	I/O		P2[6]	External voltage reference (V _{REF})
44	I/O	I	P0[0]	Analog column mux input
45	I/O	I/O	P0[2]	Analog column mux input and column output
46	I/O	I/O	P0[4]	Analog column mux input and column output
47	I/O	I	P0[6]	Analog column mux input
48	Power		V _{DD}	Supply voltage

LEGEND: A = Analog, I = Input, and O = Output.

Figure 4. CY8C29666 48-Pin PSoC Device



Note

6. These are the ISSP pins, which are not high Z when coming out of POR. See the *PSoC Technical Reference Manual* for details.

Registers

Register Conventions

This section lists the registers of the automotive CY8C29x66 PSoC device. For detailed register information, refer to the [PSoC Technical Reference Manual](#).

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
C	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.

Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access
PRT0DR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RD12RI	C0	RW
PRT0IE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RD12SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RD12IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RD12LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RD12LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RD12RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RD12RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RD13RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RD13SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RD13IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RD13LT0	CB	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RD13LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RD13RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RD13RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW		CF	
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	DBB30DR2	52	RW	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR1	95	RW	MWV_PP	D5	RW
PRT5GS	16	RW	DBB31DR2	56	RW	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	DBB31CR0	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
	18		DCB32DR0	58	#	ASD22CR0	98	RW	I2C_DR	D8	RW
	19		DCB32DR1	59	W	ASD22CR1	99	RW	I2C_MSCR	D9	#
	1A		DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT_CLR0	DA	RW
	1B		DCB32CR0	5B	#	ASD22CR3	9B	RW	INT_CLR1	DB	RW
	1C		DCB33DR0	5C	#	ASC23CR0	9C	RW	INT_CLR2	DC	RW
	1D		DCB33DR1	5D	W	ASC23CR1	9D	RW	INT_CLR3	DD	RW
	1E		DCB33DR2	5E	RW	ASC23CR2	9E	RW	INT_MSK3	DE	RW
	1F		DCB33CR0	5F	#	ASC23CR3	9F	RW	INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RD11RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RD11SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RD11IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RD11LT0	BB	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RD11LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RD11RO0	BD	RW		FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RD11RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.

Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
	18		DCB32FN	58	RW	ASD22CR0	98	RW		D8	
	19		DCB32IN	59	RW	ASD22CR1	99	RW		D9	
	1A		DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
	1B			5B		ASD22CR3	9B	RW		DB	
	1C		DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
	1D		DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
	1E		DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
	1F			5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F		ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.

Electrical Specifications

This section presents the DC and AC electrical specifications of the automotive CY8C29x66 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by visiting <http://www.cypress.com>.

Specifications are valid for $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ and $T_J \leq 100\text{ }^{\circ}\text{C}$, except where noted.

Refer to [Table 21 on page 30](#) for the electrical specifications of the internal main oscillator (IMO) using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency





Figure 6. IMO Frequency Trim Options



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Min	Typ	Max	Units	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash _{DR} electrical specification in Table 20 on page 29 .
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V _{DD}	Supply voltage on V _{DD} relative to V _{SS}	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tri-state	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mA	
I _{MAIO}	Maximum current into any port pin configured as analog driver	-50	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch-up current	-	-	200	mA	

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Min	Typ	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
T _J	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 41 . The user must limit the power consumption to comply with this requirement.

DC Electrical Characteristics

DC Chip-Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 9. DC Chip-Level Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V _{DD}	Supply voltage	3.00	–	5.25	V	See DC POR and LVD Specifications on page 28 .
I _{DD}	Supply current	–	8	14	mA	Conditions are 5.25 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I _{DD3}	Supply current	–	5	9	mA	Conditions are V _{DD} = 3.3 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I _{DDP}	Supply current when IMO = 6 MHz using SLIMO mode.	–	2	3	mA	Conditions are V _{DD} = 3.3 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz.
I _{SB}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active.	–	4	25	μA	Conditions are with internal low speed oscillator, V _{DD} = 3.3 V, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$.
I _{SBXTL}	Sleep (mode) current with POR, LVD, sleep timer, WDT, ILO, and 32-kHz crystal oscillator active.	–	4	27	μA	Conditions are with properly loaded, 1 μW max, 32.768 kHz crystal. V _{DD} = 3.3 V, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$.
V _{REF}	Reference voltage (bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate V _{DD} .

DC General Purpose I/O Specifications

Table 10 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin.
V _{OH}	High output level	V _{DD} – 1.0	–	–	V	I _{OH} = 10 mA, V _{DD} = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I _{OH} budget.
V _{OL}	Low output level	–	–	0.75	V	I _{OL} = 25 mA, V _{DD} = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I _{OL} budget.
I _{OH}	High-level source current	10	–	–	mA	V _{OH} ≥ V _{DD} – 1.0 V, see the limitations of the total current in the note for V _{OH}
I _{OL}	Low-level sink current	25	–	–	mA	V _{OL} ≤ 0.75 V, see the limitations of the total current in the note for V _{OL}
V _{IL}	Input low level	–	–	0.8	V	V _{DD} = 3.0 to 5.25.
V _{IH}	Input high level	2.1	–	–	V	V _{DD} = 3.0 to 5.25.

Table 10. DC GPIO Specifications (continued)

Symbol	Description	Min	Typ	Max	Units	Notes
V _H	Input hysteresis	–	60	–	mV	
I _{IL}	Input leakage (absolute value)	–	1	–	nA	Gross tested to 1 μA.
C _{IN}	Capacitive load on pins as input	–	3.5	10	pF	Package and pin dependent. T _A = 25 °C.
C _{OUT}	Capacitive load on pins as output	–	3.5	10	pF	Package and pin dependent. T _A = 25 °C.

DC Operational Amplifier Specifications

Table 11 and Table 12 on page 18 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C ≤ T_A ≤ 85 °C, or 3.0 V to 3.6 V and –40 °C ≤ T_A ≤ 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The operational amplifier is a component of both the analog CT PSoC blocks and the analog SC PSoC blocks. The guaranteed specifications are measured in the analog CT PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only. Power = high and Opamp bias = high settings are not allowed together for 3.3 V V_{DD} operation.

Table 11. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	–	1.6	10	mV	
TCV _{OSOA}	Average input offset voltage drift	–	4.0	23.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	–	200	–	pA	Gross tested to 1 μA.
C _{INOA}	Input capacitance (Port 0 analog pins)	–	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C.
V _{CMOA}	Common-mode voltage range All cases, except highest Power = high, Opamp bias = high	0.0 0.5	– –	V _{DD} V _{DD} – 0.5	V V	
CMRR _{OA}	Common-mode rejection ratio	60	–	–	dB	This specification is measured through the analog output buffer and therefore includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain	80	–	–	dB	
V _{OHIGHOA}	High output voltage swing (internal signals)	V _{DD} – 0.01	–	–	V	
V _{OLOWOA}	Low output voltage swing (internal signals)	–	–	0.01	V	
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	– – – – – –	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μA μA μA μA μA μA	
PSRR _{OA}	Supply voltage rejection ratio	67	80	–	dB	V _{SS} ≤ V _{IN} ≤ (V _{DD} – 2.25) or (V _{DD} – 1.25 V) ≤ V _{IN} ≤ V _{DD} .

Table 12. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{OSO A}$	Input offset voltage (absolute value)	–	1.4	10	mV	Power = high, Opamp bias = high setting is not allowed for 3.3 V V_{DD} operation.
$TCV_{OSO A}$	Average input offset voltage drift	–	7.0	40.0	$\mu V/^\circ C$	
$I_{EBO A}$	Input leakage current (Port 0 analog pins)	–	200	–	pA	Gross tested to 1 μA .
$C_{INO A}$	Input capacitance (Port 0 analog pins)	–	4.5	9.5	pF	Package and pin dependent. $T_A = 25^\circ C$.
$V_{CMO A}$	Common-mode voltage range	0	–	V_{DD}	V	
$CMRR_{O A}$	Common-mode rejection ratio	60	–	–	dB	This specification is measured through the analog output buffer and therefore includes the limitations imposed by the characteristics of the analog output buffer.
$G_{OLO A}$	Open loop gain	80	–	–	dB	
$V_{OHIGHO A}$	High output voltage swing (internal signals)	$V_{DD} - 0.01$	–	–	V	
$V_{OLOWO A}$	Low output voltage swing (internal signals)	–	–	0.01	V	
$I_{SO A}$	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	– – – – – –	150 300 600 1200 2400 –	200 400 800 1600 3200 –	μA μA μA μA μA –	Power = high, Opamp bias = high setting is not allowed for 3.3 V V_{DD} operation.
$PSRR_{O A}$	Supply voltage rejection ratio	54	80	–	dB	$V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 V) \leq V_{IN} \leq V_{DD}$

DC Low-Power Comparator Specifications

Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^\circ C \leq T_A \leq 85^\circ C$, 3.0 V to 3.6 V and $-40^\circ C \leq T_A \leq 85^\circ C$, or 2.4 V to 3.0 V and $-40^\circ C \leq T_A \leq 85^\circ C$, respectively. Typical parameters apply to 5 V at 25 $^\circ C$ and are for design guidance only.

Table 13. DC Low-Power Comparator Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V_{REFLPC}	Low-power comparator (LPC) reference voltage range	0.2	–	$V_{DD} - 1$	V	
I_{SLPC}	LPC supply current	–	10	40	μA	
V_{OSLPC}	LPC voltage offset	–	2.5	30	mV	

DC Analog Output Buffer Specifications

Table 14 and Table 15 on page 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V_{OSOB}	Input offset voltage (absolute value)	–	3.2	18	mV	
TCV_{OSOB}	Average input offset voltage drift	–	5.5	26.0	$\mu\text{V}/^{\circ}\text{C}$	
V_{CMOB}	Common-mode input voltage range	0.5	–	$V_{DD} - 1.0$	V	
R_{OUTOB}	Output resistance Power = low Power = high	– –	– –	1 1	Ω Ω	
$V_{OHIGHOB}$	High output voltage swing (load = 32 Ω to $V_{DD}/2$) Power = low Power = high	$0.5 \times V_{DD} + 1.3$ $0.5 \times V_{DD} + 1.3$	– –	– –	V V	
V_{LOWOB}	Low output voltage swing (load = 32 Ω to $V_{DD}/2$) Power = low Power = high	– –	– –	$0.5 \times V_{DD} - 1.3$ $0.5 \times V_{DD} - 1.3$	V V	
I_{SOB}	Supply current including bias cell (no load) Power = low Power = high	– –	1.1 2.6	2 5	mA mA	
$PSRR_{OB}$	Power supply rejection ratio	40	64	–	dB	
C_L	Load capacitance	–	–	200	pF	This specification applies to the external circuit driven by the analog output buffer.

Table 15. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V_{OSOB}	Input offset voltage (absolute value) Power = low Power = high	– –	3.2 6.0	20.0 25.0	mV mV	High power setting is not recommended.
TCV_{OSOB}	Average input offset voltage drift Power = low Power = high	– –	8.0 12.0	32.0 41.0	$\mu V/^{\circ}C$ $\mu V/^{\circ}C$	
V_{CMOB}	Common-mode input voltage range	0.5	–	$V_{DD} - 1.0$	V	
R_{OUTOB}	Output resistance Power = low Power = high	– –	– –	10 10	Ω Ω	
$V_{OHIGHOB}$	High output voltage swing (load = 1 k Ω to $V_{DD}/2$) Power = low Power = high	$0.5 \times V_{DD} + 1.0$ $0.5 \times V_{DD} + 1.0$	– –	– –	V V	
V_{OLOWOB}	Low output voltage swing (load = 1 k Ω to $V_{DD}/2$) Power = low Power = high	– –	– –	$0.5 \times V_{DD} - 1.0$ $0.5 \times V_{DD} - 1.0$	V V	
I_{SOB}	Supply current including bias cell (no load) Power = low Power = high	– –	0.8 2.0	1 5	mA mA	
$PSRR_{OB}$	Power supply rejection ratio	60	64	–	dB	
C_L	Load capacitance	–	–	200	pF	This specification applies to the external circuit driven by the analog output buffer.

DC Analog Reference Specifications

Table 16 and Table 17 on page 25 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Table 16. 5-V DC Analog Reference Specifications

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b000	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.228	V _{DD} /2 + 1.290	V _{DD} /2 + 1.352	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.078	V _{DD} /2 - 0.007	V _{DD} /2 + 0.063	V
		V _{REFLO}	Ref Low	V _{DD} /2 - Bandgap	V _{DD} /2 - 1.336	V _{DD} /2 - 1.295	V _{DD} /2 - 1.250	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.224	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.056	V _{DD} /2 - 0.005	V _{DD} /2 + 0.043	V
		V _{REFLO}	Ref Low	V _{DD} /2 - Bandgap	V _{DD} /2 - 1.338	V _{DD} /2 - 1.298	V _{DD} /2 - 1.255	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.057	V _{DD} /2 - 0.006	V _{DD} /2 + 0.044	V
		V _{REFLO}	Ref Low	V _{DD} /2 - Bandgap	V _{DD} /2 - 1.337	V _{DD} /2 - 1.298	V _{DD} /2 - 1.256	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.294	V _{DD} /2 + 1.359	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.047	V _{DD} /2 - 0.004	V _{DD} /2 + 0.035	V
		V _{REFLO}	Ref Low	V _{DD} /2 - Bandgap	V _{DD} /2 - 1.338	V _{DD} /2 - 1.299	V _{DD} /2 - 1.258	V

Table 16. 5-V DC Analog Reference Specifications(continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b001	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.085	P2[4] + P2[6] – 0.016	P2[4] + P2[6] + 0.044	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4] – P2[6] + 0.055	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.077	P2[4] + P2[6] – 0.010	P2[4] + P2[6] + 0.051	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4] – P2[6] + 0.039	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.070	P2[4] + P2[6] – 0.010	P2[4] + P2[6] + 0.050	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4] – P2[6] + 0.039	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.070	P2[4] + P2[6] – 0.007	P2[4] + P2[6] + 0.054	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4] – P2[6] + 0.032	V
0b010	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.009	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.061	V _{DD} /2 – 0.006	V _{DD} /2 + 0.047	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.007	V _{SS} + 0.028	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.039	V _{DD} – 0.006	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.049	V _{DD} /2 – 0.005	V _{DD} /2 + 0.036	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.019	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.007	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.054	V _{DD} /2 – 0.005	V _{DD} /2 + 0.041	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.042	V _{DD} – 0.005	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.046	V _{DD} /2 – 0.004	V _{DD} /2 + 0.034	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.017	V

Table 16. 5-V DC Analog Reference Specifications(continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b011	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	3 × Bandgap	3.788	3.891	3.986	V
		V _{AGND}	AGND	2 × Bandgap	2.500	2.604	2.699	V
		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.893	3.982	V
		V _{AGND}	AGND	2 × Bandgap	2.518	2.602	2.692	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.302	1.354	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	3 × Bandgap	3.795	3.894	3.993	V
		V _{AGND}	AGND	2 × Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.895	3.986	V
		V _{AGND}	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
0b100	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 + P2[6]	2.586 + P2[6]	2.657 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 + P2[6]	2.591 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.519	2.602	2.693	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 – P2[6]	2.605 – P2[6]	2.666 – P2[6]	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 + P2[6]	2.592 + P2[6]	2.662 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 – P2[6]	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 + P2[6]	2.594 + P2[6]	2.665 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 – P2[6]	2.603 – P2[6]	2.661 – P2[6]	V

Table 16. 5-V DC Analog Reference Specifications(continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b101	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.295	P2[4] – 1.254	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.332	P2[4] – 1.299	P2[4] – 1.260	V
0b110	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap	2.535	2.598	2.644	V
		V _{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap	2.530	2.598	2.643	V
		V _{AGND}	AGND	Bandgap	1.244	1.303	1.370	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.024	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap	2.532	2.598	2.644	V
		V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap	2.528	2.598	2.645	V
		V _{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
0b111	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	3.2 × Bandgap	4.041	4.155	4.234	V
		V _{AGND}	AGND	1.6 × Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	V _{SS} + 0.038	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.153	4.236	V
		V _{AGND}	AGND	1.6 × Bandgap	2.012	2.082	2.157	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	3.2 × Bandgap	4.049	4.154	4.238	V
		V _{AGND}	AGND	1.6 × Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.154	4.238	V
		V _{AGND}	AGND	1.6 × Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V

Table 17. 3.3-V DC Analog Reference Specifications

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b000	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	V _{DD} /2 + BandGap	V _{DD} /2 + 1.225	V _{DD} /2 + 1.292	V _{DD} /2 + 1.361	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.067	V _{DD} /2 – 0.002	V _{DD} /2 + 0.063	V
		V _{REFLO}	Ref Low	V _{DD} /2 – BandGap	V _{DD} /2 – 1.35	V _{DD} /2 – 1.293	V _{DD} /2 – 1.210	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	V _{DD} /2 + BandGap	V _{DD} /2 + 1.218	V _{DD} /2 + 1.294	V _{DD} /2 + 1.370	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.038	V _{DD} /2 – 0.001	V _{DD} /2 + 0.035	V
		V _{REFLO}	Ref Low	V _{DD} /2 – BandGap	V _{DD} /2 – 1.329	V _{DD} /2 – 1.296	V _{DD} /2 – 1.259	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	V _{DD} /2 + BandGap	V _{DD} /2 + 1.221	V _{DD} /2 + 1.294	V _{DD} /2 + 1.366	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.050	V _{DD} /2 – 0.002	V _{DD} /2 + 0.046	V
		V _{REFLO}	Ref Low	V _{DD} /2 – BandGap	V _{DD} /2 – 1.331	V _{DD} /2 – 1.296	V _{DD} /2 – 1.260	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	V _{DD} /2 + BandGap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.295	V _{DD} /2 + 1.365	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.028	V _{DD} /2 – 0.001	V _{DD} /2 + 0.025	V
		V _{REFLO}	Ref Low	V _{DD} /2 – BandGap	V _{DD} /2 – 1.329	V _{DD} /2 – 1.297	V _{DD} /2 – 1.262	V
0b001	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.098	P2[4] + P2[6] – 0.018	P2[4] + P2[6] + 0.055	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.055	P2[4] – P2[6] + 0.013	P2[4] – P2[6] + 0.086	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.082	P2[4] + P2[6] – 0.011	P2[4] + P2[6] + 0.050	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.037	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.054	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.079	P2[4] + P2[6] – 0.012	P2[4] + P2[6] + 0.047	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.038	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.057	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.080	P2[4] + P2[6] – 0.008	P2[4] + P2[6] + 0.055	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.032	P2[4] – P2[6] + 0.003	P2[4] – P2[6] + 0.042	V

Table 17. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b010	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.06	V _{DD} - 0.010	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.05	V _{DD} /2 - 0.002	V _{DD} /2 + 0.040	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.056	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.060	V _{DD} - 0.006	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.028	V _{DD} /2 - 0.001	V _{DD} /2 + 0.025	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.034	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.058	V _{DD} - 0.008	V _{DD}	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.037	V _{DD} /2 - 0.002	V _{DD} /2 + 0.033	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.007	V _{SS} + 0.046	V
RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	V _{DD}	V _{DD} - 0.057	V _{DD} - 0.006	V _{DD}	V	
	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.025	V _{DD} /2 - 0.001	V _{DD} /2 + 0.022	V	
	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.030	V	
0b011	All power settings. Not allowed for 3.3 V	-	-	-	-	-	-	-
0b100	All power settings. Not allowed for 3.3 V	-	-	-	-	-	-	-
0b101	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + BandGap (P2[4] = V _{DD} /2)	P2[4] + 1.213	P2[4] + 1.291	P2[4] + 1.367	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] - BandGap (P2[4] = V _{DD} /2)	P2[4] - 1.333	P2[4] - 1.294	P2[4] - 1.208	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + BandGap (P2[4] = V _{DD} /2)	P2[4] + 1.217	P2[4] + 1.294	P2[4] + 1.368	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] - BandGap (P2[4] = V _{DD} /2)	P2[4] - 1.320	P2[4] - 1.296	P2[4] - 1.261	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + BandGap (P2[4] = V _{DD} /2)	P2[4] + 1.217	P2[4] + 1.294	P2[4] + 1.369	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] - BandGap (P2[4] = V _{DD} /2)	P2[4] - 1.322	P2[4] - 1.297	P2[4] - 1.262	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + BandGap (P2[4] = V _{DD} /2)	P2[4] + 1.219	P2[4] + 1.295	P2[4] + 1.37	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] - BandGap (P2[4] = V _{DD} /2)	P2[4] - 1.324	P2[4] - 1.297	P2[4] - 1.262	V

Table 17. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b110	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 × BandGap	2.507	2.598	2.698	V
		V _{AGND}	AGND	BandGap	1.203	1.307	1.424	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.012	V _{ss} + 0.067	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × BandGap	2.516	2.598	2.683	V
		V _{AGND}	AGND	BandGap	1.241	1.303	1.376	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.007	V _{ss} + 0.040	V
	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × BandGap	2.510	2.599	2.693	V
		V _{AGND}	AGND	BandGap	1.240	1.305	1.374	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.008	V _{ss} + 0.048	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × BandGap	2.515	2.598	2.683	V
		V _{AGND}	AGND	BandGap	1.258	1.302	1.355	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.005	V _{ss} + 0.03	V
0b111	All power settings. Not allowed for 3.3 V.	–	–	–	–	–	–	

DC Analog PSoC Block Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
R _{CT}	Resistor unit value (continuous time)	–	12.2	–	kΩ	
C _{SC}	Capacitor unit value (switch cap)	–	80	–	fF	

DC POR and LVD Specifications

Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 19. DC POR and LVD Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V_{PPOR0}	V_{DD} value for PPOR trip (negative ramp) PORLEV[1:0] = 00b	–	2.82	–	V	
V_{PPOR1}	PORLEV[1:0] = 01b	–	4.39	–	V	
V_{PPOR2}	PORLEV[1:0] = 10b	–	4.55	–	V	
V_{PH0}	PPOR hysteresis PORLEV[1:0] = 00b	–	92	–	mV	
V_{PH1}	PORLEV[1:0] = 01b	–	0	–	mV	
V_{PH2}	PORLEV[1:0] = 10b	–	0	–	mV	
V_{LVD0}	V_{DD} value for LVD trip VM[2:0] = 000b	2.86	2.92	2.98 ^[7]	V	
V_{LVD1}	VM[2:0] = 001b	2.96	3.02	3.08	V	
V_{LVD2}	VM[2:0] = 010b	3.07	3.13	3.20	V	
V_{LVD3}	VM[2:0] = 011b	3.92	4.00	4.08	V	
V_{LVD4}	VM[2:0] = 100b	4.39	4.48	4.57	V	
V_{LVD5}	VM[2:0] = 101b	4.55	4.64	4.74 ^[8]	V	
V_{LVD6}	VM[2:0] = 110b	4.63	4.73	4.82	V	
V_{LVD7}	VM[2:0] = 111b	4.72	4.81	4.91	V	

Notes

7. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
8. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

DC Programming Specifications

Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. DC Programming Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5.0	5.5	V	This specification applies to the functional requirements of external programmer tools.
V _{DDL}	Low V _{DD} for verify	3.0	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools.
V _{DDH}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools.
V _{DDIWRITE}	Supply voltage for flash write operation	3.0	–	5.25	V	This specification applies to this device when it is executing internal flash writes.
I _{DDP}	Supply current during programming or verify	–	10	30	mA	
V _{ILP}	Input low voltage during programming or verify	–	–	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.1	–	–	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	–	–	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	–	–	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output low voltage during programming or verify	–	–	0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	–	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block) ^[9, 10]	1,000	–	–	–	Erase/write cycles per block.
Flash _{ENT}	Flash endurance (total) ^[10, 11]	512,000	–	–	–	Erase/write cycles.
Flash _{DR}	Flash data retention	15	–	–	Years	

Notes

9. The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.
10. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.
11. The maximum total number of allowed erase/write cycles is the minimum Flash_{ENPB} value multiplied by the number of flash blocks in the device.

AC Electrical Characteristics

AC Chip-Level Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. AC Chip-Level Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F _{IMO24}	IMO frequency for 24 MHz	22.8 ^[12]	24	25.2 ^[12]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 14. SLIMO mode = 0.
F _{IMO6}	IMO frequency for 6 MHz	5.5 ^[12]	6	6.5 ^[12]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 14. SLIMO mode = 1.
F _{CPU1}	CPU frequency (5 V nominal)	0.089 ^[12]	–	25.2 ^[12]	MHz	4.75 V ≤ V _{DD} ≤ 5.25 V. SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3 V nominal)	0.089 ^[12]	–	12.6 ^[12]	MHz	3.0 V ≤ V _{DD} ≤ 3.6 V. SLIMO mode = 0.
F _{BLK5}	Digital PSoC block frequency (5 V V _{DD} nominal)	0	–	50.4 ^[12,13]	MHz	Refer to AC Digital Block Specifications on page 35.
F _{BLK33}	Digital PSoC block frequency (3.3 V V _{DD} nominal)	0	–	25.2 ^[12,13]	MHz	Refer to AC Digital Block Specifications on page 35.
F _{32K1}	ILO frequency	15	32	64	kHz	This specification applies when the ILO has been trimmed.
F _{32KU}	ILO untrimmed frequency	5	–	100	kHz	After a reset and before the M8C processor starts to execute, the ILO is not trimmed.
F _{32K2}	ECO frequency	–	32.768	–	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL frequency	–	23.986	–	MHz	A multiple (x732) of crystal frequency.
t _{PLLSLEW}	PLL lock time	0.5	–	10	ms	Refer to Figure 7 on page 31.
t _{PLLSLEWLOW}	PLL lock time for low gain setting	0.5	–	50	ms	Refer to Figure 8 on page 31.
t _{OS}	ECO startup to 1%	–	250	500	ms	Refer to Figure 9 on page 31.
t _{OSACC}	ECO startup to 100 ppm	–	300	600	ms	The ECO frequency is within 100 ppm of its final value by the end of the t _{OSACC} period. Correct operation assumes a properly loaded 1-μW maximum drive level, 32.768-kHz crystal.
t _{XRST}	External reset pulse width	10	–	–	μs	
DC _{24M}	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Step _{24M}	24 MHz trim step size	–	50	–	kHz	
F _{out48M}	48 MHz output frequency	45.6 ^[12]	48.0	50.4 ^[12]	MHz	
F _{MAX}	Maximum frequency of signal on row input or row output.	–	–	12.6 ^[12]	MHz	
SR _{POWERUP}	Power supply slew rate	–	–	250	V/ms	V _{DD} slew rate during power up.
t _{POWERUP}	Time between end of POR state and CPU code execution	–	16	100	ms	Power up from 0 V.




Notes

12. Accuracy derived from IMO with appropriate trim for V_{DD} range.

13. See the individual user module data sheets for information on maximum frequencies for user modules.

Table 21. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Typ	Max	Units	Notes
$t_{\text{JIT_IMO}}^{[14]}$	24 MHz IMO cycle-to-cycle jitter (RMS)	–	200	700	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	–	300	900	ps	N = 32
	24 MHz IMO period jitter (RMS)	–	100	400	ps	
$t_{\text{JIT_PLL}}^{[14]}$	PLL cycle-to-cycle jitter (RMS)	–	200	800	ps	
	PLL long term N cycle-to-cycle jitter (RMS)	–	300	1200	ps	N = 32
	PLL period jitter (RMS)	–	100	700	ps	

Figure 7. PLL Lock Timing Diagram

Figure 8. PLL Lock for Low Gain Setting Timing Diagram

Figure 9. External Crystal Oscillator Startup Timing Diagram

Note

 14. Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.


AC GPIO Specifications

Table 22 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 22. AC GPIO Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F_{GPIO}	GPIO operating frequency	0	–	12.6 ^[15]	MHz	Normal strong mode
t_{RISEF}	Rise time, normal strong mode, Clload = 50 pF	3	–	18	ns	$V_{\text{DD}} = 4.75$ to 5.25 V, 10% - 90%
t_{FALLF}	Fall time, normal strong mode, Clload = 50 pF	2	–	18	ns	$V_{\text{DD}} = 4.75$ to 5.25 V, 10% - 90%
t_{RISES}	Rise time, slow strong mode, Clload = 50 pF	10	27	–	ns	$V_{\text{DD}} = 3$ to 5.25 V, 10% - 90%
t_{FALLS}	Fall time, slow strong mode, Clload = 50 pF	10	22	–	ns	$V_{\text{DD}} = 3$ to 5.25 V, 10% - 90%

Figure 10. GPIO Timing Diagram



Note

15. Accuracy derived from IMO with appropriate trim for V_{DD} range.

AC Operational Amplifier Specifications

Table 23 and Table 24 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog CT PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 23. 5-V AC Operational Amplifier Specifications


Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROA}	Rising settling time to 0.1% for a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	–	–	3.9	μs	
	Power = medium, Opamp bias = high	–	–	0.72	μs	
t_{SOA}	Falling settling time to 0.1% for a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	–	–	5.9	μs	
	Power = medium, Opamp bias = high	–	–	0.92	μs	
SR_{ROA}	Rising slew rate (20% to 80%) of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	0.15	–	–	V/ μs	
	Power = medium, Opamp bias = high	1.7	–	–	V/ μs	
SR_{FOA}	Falling slew rate (80% to 20%) of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	0.01	–	–	V/ μs	
	Power = medium, Opamp bias = high	0.5	–	–	V/ μs	
BW_{OA}	Gain bandwidth product					
	Power = low, Opamp bias = low	0.75	–	–	MHz	
	Power = medium, Opamp bias = high	3.1	–	–	MHz	
E_{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	–	100	–	nV/rt-Hz	

Table 24. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROA}	Rising settling time to 0.1% of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	–	–	3.92	μs	
t_{SOA}	Falling settling time to 0.1% of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	–	–	5.41	μs	
SR_{ROA}	Rising slew rate (20% to 80%) of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	0.31	–	–	V/ μs	
SR_{FOA}	Falling slew rate (80% to 20%) of a 1-V step (10 pF load, unity gain)					
	Power = low, Opamp bias = low	0.24	–	–	V/ μs	
BW_{OA}	Gain bandwidth product					
	Power = low, Opamp bias = low	0.67	–	–	MHz	
E_{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	–	100	–	nV/rt-Hz	


When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 kΩ resistance and the external capacitor.

Figure 11. Typical AGND Noise with P2[4] Bypass



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 12. Typical Opamp Noise



AC Low-Power Comparator Specifications

Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 25. AC Low-Power Comparator Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{RLPC}	LPC response time	–	–	50	μs	$\geq 50\text{ mV}$ overdrive comparator reference set within V_{REFLPC} .

AC Digital Block Specifications

Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC Digital Block Specifications

Function	Description	Min	Typ	Max	Units	Notes
All functions	Block input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	50.4 ^[17]	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	
Timer	Input clock frequency					
	No capture, $V_{DD} \geq 4.75\text{ V}$	–	–	50.4 ^[17]	MHz	
	No capture, $V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	
	With capture	–	–	25.2 ^[17]	MHz	
	Capture pulse width	50 ^[16]	–	–	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \geq 4.75\text{ V}$	–	–	50.4 ^[17]	MHz	
	No enable input, $V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	
	With enable input	–	–	25.2 ^[17]	MHz	
	Enable input pulse width	50 ^[16]	–	–	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	–	–	ns	
	Synchronous restart mode	50 ^[16]	–	–	ns	
	Disable mode	50 ^[16]	–	–	ns	
	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	50.4 ^[17]	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	
CRCPRS (PRS Mode)	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	50.4 ^[17]	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	
CRCPRS (CRC Mode)	Input clock frequency	–	–	25.2 ^[17]	MHz	
SPIM	Input clock frequency	–	–	8.4 ^[17]	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	–	–	4.2 ^[17]	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated between transmissions	50 ^[16]	–	–	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \geq 4.75\text{ V}$, 2 stop bits	–	–	50.4 ^[17]	MHz	
	$V_{DD} \geq 4.75\text{ V}$, 1 stop bit	–	–	25.2 ^[17]	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	25.2 ^[17]	MHz	

Notes

16. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

17. Accuracy derived from IMO with appropriate trim for V_{DD} range.

Table 26. AC Digital Block Specifications (continued)

Function	Description	Min	Typ	Max	Units	Notes
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \geq 4.75$ V, 2 stop bits	–	–	50.4 ^[18]	MHz	
	$V_{DD} \geq 4.75$ V, 1 stop bit	–	–	25.2 ^[18]	MHz	
	$V_{DD} < 4.75$ V	–	–	25.2 ^[18]	MHz	

AC Analog Output Buffer Specifications

Table 27 and Table 28 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROB}	Rising settling time to 0.1%, 1-V step, 100 pF load Power = low Power = high	–	–	4	μs	
		–	–	4	μs	
t_{SOB}	Falling settling time to 0.1%, 1-V step, 100 pF load Power = low Power = high	–	–	3.4	μs	
		–	–	3.4	μs	
SR_{ROB}	Rising slew rate (20% to 80%), 1-V step, 100 pF load Power = low Power = high	0.5	–	–	$\text{V}/\mu\text{s}$	
		0.5	–	–	$\text{V}/\mu\text{s}$	
SR_{FOB}	Falling slew rate (80% to 20%), 1-V step, 100 pF load Power = low Power = high	0.55	–	–	$\text{V}/\mu\text{s}$	
		0.55	–	–	$\text{V}/\mu\text{s}$	
BW_{OB}	Small signal bandwidth, 20 mV _{pp} , 3 dB BW, 100 pF load Power = low Power = high	0.8	–	–	MHz	
		0.8	–	–	MHz	
BW_{OB}	Large signal bandwidth, 1 V _{pp} , 3 dB BW, 100 pF load Power = low Power = high	300	–	–	kHz	
		300	–	–	kHz	

Table 28. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROB}	Rising settling time to 0.1%, 1-V step, 100 pF load Power = low Power = high	–	–	4.7	μs	
		–	–	4.7	μs	
t_{SOB}	Falling settling time to 0.1%, 1-V step, 100 pF load Power = low Power = high	–	–	4	μs	
		–	–	4	μs	
SR_{ROB}	Rising slew rate (20% to 80%), 1-V step, 100 pF load Power = low Power = high	0.36	–	–	$\text{V}/\mu\text{s}$	
		0.36	–	–	$\text{V}/\mu\text{s}$	
SR_{FOB}	Falling slew rate (80% to 20%), 1-V step, 100 pF load Power = low Power = high	0.4	–	–	$\text{V}/\mu\text{s}$	
		0.4	–	–	$\text{V}/\mu\text{s}$	
BW_{OB}	Small signal bandwidth, 20 mV _{pp} , 3 dB BW, 100 pF load Power = low Power = high	0.7	–	–	MHz	
		0.7	–	–	MHz	
BW_{OB}	Large signal bandwidth, 1 V _{pp} , 3 dB BW, 100 pF load Power = low Power = high	200	–	–	kHz	
		200	–	–	kHz	

Note

18. Accuracy derived from IMO with appropriate trim for V_{DD} range.

AC External Clock Specifications

Table 29 and Table 30 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 29. 5-V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F _{OSCEXT}	Frequency	0.093	–	24.6	MHz	
–	High period	20.6	–	5300	ns	
–	Low period	20.6	–	–	ns	
–	Power-up IMO to switch	150	–	–	μs	

Table 30. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU clock divide by 1	0.093	–	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater	0.093	–	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
–	High period with CPU Clock divide by 1	41.7	–	5300	ns	
–	Low period with CPU Clock divide by 1	41.7	–	–	ns	
–	Power-up IMO to switch	150	–	–	μs	

AC Programming Specifications

Table 31 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 31. AC Programming Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{RSCLK}	Rise time of SCLK	1	–	20	ns	
t_{FSCLK}	Fall time of SCLK	1	–	20	ns	
t_{SSCLK}	Data setup time to falling edge of SCLK	40	–	–	ns	
t_{HSCLK}	Data hold time from falling edge of SCLK	40	–	–	ns	
F_{SCLK}	Frequency of SCLK	0	–	8	MHz	
t_{ERASEB}	Flash erase time (block)	–	10	40 ^[19]	ms	
t_{WRITE}	Flash block write time	–	40	160 ^[19]	ms	
t_{DSCLK}	Data out delay from falling edge of SCLK	–	–	45	ns	$V_{\text{DD}} > 3.6$
t_{DSCLK3}	Data out delay from falling edge of SCLK	–	–	50	ns	$3.0 \leq V_{\text{DD}} \leq 3.6$
t_{PRGH}	Total flash block program time ($t_{\text{ERASEB}} + t_{\text{WRITE}}$), hot	–	–	100 ^[19]	ms	$T_J \geq 0\text{ }^{\circ}\text{C}$
t_{PRGC}	Total flash block program time ($t_{\text{ERASEB}} + t_{\text{WRITE}}$), cold	–	–	200 ^[19]	ms	$T_J < 0\text{ }^{\circ}\text{C}$

Note

19. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note [AN2015](#) for more information.


AC I²C Specifications

Table 32 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 32. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units	Notes
		Min	Max	Min	Max		
F _{SCLi2C}	SCL clock frequency	0	100 ^[20]	0	400 ^[20]	kHz	
t _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	–	0.6	–	μs	
t _{LOWI2C}	LOW period of the SCL clock	4.7	–	1.3	–	μs	
t _{HIGHI2C}	HIGH period of the SCL clock	4.0	–	0.6	–	μs	
t _{SUSTAI2C}	Setup time for a repeated START condition	4.7	–	0.6	–	μs	
t _{HDDATI2C}	Data hold time	0	–	0	–	μs	
t _{SUDATI2C}	Data setup time	250	–	100 ^[21]	–	ns	
t _{SUSTOI2C}	Setup time for STOP condition	4.0	–	0.6	–	μs	
t _{BUFI2C}	Bus-free time between a STOP and START condition	4.7	–	1.3	–	μs	
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter.	–	–	0	50	ns	

Figure 13. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes


20. F_{SCLi2C} is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F_{SCLi2C} specification adjusts accordingly.
21. A Fast-Mode I²C-bus device can be used in a Standard-Mode I²C-bus system, but the requirement t_{SUDATI2C} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{max} + t_{SUDATI2C} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.

Packaging Information

This section illustrates the packaging specifications for the automotive CY8C29x66 PSoC device, along with the thermal impedances and solder reflow for each package and the typical package capacitance on crystal pins.


Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <http://www.cypress.com>.

Figure 14. 28-Pin (210-Mil) SSOP



51-85079 *F

Figure 15. 48-Pin (300-Mil) SSOP



DIMENSIONS IN INCHES MIN.
MAX.
PKG. WEIGHT: REFER TO PMDD SPEC.

51-85061 *F

Thermal Impedances

Table 33. Thermal Impedances per Package

Package	Typical θ_{JA} [22]
28-pin SSOP	94 °C/W
48-pin SSOP	69 °C/W

Capacitance on Crystal Pins

Table 34. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28-pin SSOP	2.8 pF
48-pin SSOP	3.3 pF

Solder Reflow Specifications

Table 35 shows the solder reflow temperature limits that must not be exceeded.

Table 35. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C - 5 °C
28-pin SSOP	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds

Note
22. $T_J = T_A + \text{Power} \times \theta_{JA}$.

Figure 17. 48-Pin SSOP Carrier Tape Drawing

- NOTES:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ± 0.2
 2. CAMBER IN COMPLIANCE WITH EIA 481
 3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE




Table 36. Tape and Reel Specifications

Package	Cover Tape Width (mm)	Hub Size (inches)	Minimum Leading Empty Pockets	Minimum Trailing Empty Pockets	Standard Full Reel Quantity
28-Pin SSOP	13.3	7	42	25	1000
48-Pin SSOP	25.5	4	32	19	1000

Development Tool Selection

This section presents the development tools available for the CY8C29x66 family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <http://www.cypress.com> and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com>.

Development Kits

All development kits can be purchased from the [Cypress Online Store](#). The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3215-DK Basic Development Kit

The **CY3215-DK** is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

Evaluation Tools

All evaluation tools can be purchased from the [Cypress Online Store](#). The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3210-PSoCEval1

The **CY3210-PSoCEval1** kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-29X66 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. **CY3210-29X66** provides evaluation of the CY8C29x66 PSoC device family.

Device Programmers

All device programmers can be purchased from the [Cypress Online Store](#). The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3210-MiniProg1

The *CY3210-MiniProg1* kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

Accessories (Emulation and Programming)

Table 37. Emulation and Programming Accessories

Part Number	Pin Package	Pod Kit ^[23]	Foot Kit ^[24]	Adapter ^[25]
CY8C29466-24PVXA	28-pin SSOP	CY3250-29XXX	CY3250-28SSOP-FK	AS-28-28-02SS-6ENP-GANG
CY8C29666-24PVXA	48-pin SSOP	CY3250-29XXX	CY3250-48SSOP-FK	AS-48-48-01SS-6-GANG

CY3207ISSP In-System Serial Programmer (ISSP)

The *CY3207ISSP* is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. This software is free and can be downloaded from <http://www.cypress.com>. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240-V power supply, Euro-Plug adapter
- USB 2.0 cable

Notes

23. Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

24. Foot kit includes surface mount feet that can be soldered to the target PCB.

25. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are available at <http://www.emulation.com>.

Ordering Information


The following table lists the automotive CY8C29x66 PSoC devices' key package features and ordering codes.

Table 38. CY8C29x66 Automotive PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (KB)	RAM (KB)	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin (210-Mil) SSOP	CY8C29466-24PVXA	32	2	-40 °C to +85 °C	16	12	24	12 ^[26]	4	Yes
28-pin (210-Mil) SSOP (tape and reel)	CY8C29466-24PVXAT	32	2	-40 °C to +85 °C	16	12	24	12 ^[26]	4	Yes
48-pin (300-Mil) SSOP	CY8C29666-24PVXA	32	2	-40 °C to +85 °C	16	12	44	12 ^[26]	4	Yes
48-pin (300-Mil) SSOP (tape and reel)	CY8C29666-24PVXAT	32	2	-40 °C to +85 °C	16	12	44	12 ^[26]	4	Yes

Ordering Code Definitions

CY 8 C 29 xxx-SPxx



Package type:
 PX = PDIP Pb-free
 SX = SOIC Pb-free
 PVX = SSOP Pb-free
 LFX/LTX = QFN Pb-free
 AX = TQFP Pb-free

CPU speed: 24 MHz

Part number

Family code

Technology code: C = CMOS

Marketing code: 8 = PSoC

Company ID: CY = Cypress

Thermal Rating:
 A = Automotive -40 °C to +85 °C
 C = Commercial
 E = Automotive Extended -40 °C to +125 °C
 I = Industrial

Note

26. There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the [PSoC Technical Reference Manual](#) for more details.

Reference Information

Acronyms

The following table lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	LVD	low-voltage detect
ADC	analog-to-digital converter	MAC	multiply accumulate
AEC	Automotive Electronics Council	MCU	microcontroller unit
API	application programming interface	MIPS	million instructions per second
CMOS	complementary metal oxide semiconductor	PCB	printed circuit board
CPU	central processing unit	PDIP	plastic dual-in-line package
CRC	cyclic redundancy check	PGA	programmable gain amplifier
CT	continuous time	PLL	phase-locked loop
DAC	digital-to-analog converter	POR	power-on reset
DC	direct current	PPOR	precision POR
DTMF	dual-tone multi-frequency	PRS	pseudo-random sequence
ECO	external crystal oscillator	PSoC [®]	Programmable System-on-Chip
EEPROM	electrically erasable programmable read-only memory	PWM	pulse-width modulator
GPIO	general-purpose I/O	RTC	real time clock
I/O	input/output	SAR	successive approximation register
ICE	in-circuit emulator	SC	switched capacitor
IDE	integrated development environment	SLIMO	slow IMO
I ² C	inter-integrated circuit	SPI	serial peripheral interface
ILO	internal low-speed oscillator	SRAM	static random-access memory
IMO	internal main oscillator	SROM	supervisory read-only memory
IP	intellectual property	SSOP	shrink small-outline package
IrDA	infrared data association	UART	universal asynchronous receiver transmitter
ISSP	in-system serial programming	USB	universal serial bus
LCD	liquid crystal display	WDT	watchdog timer
LED	light-emitting diode	XRES	external reset
LPC	low power comparator		

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC[®] Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC[®] Flash – AN2015 (001-40459)

Understanding Data Sheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Table 40. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
dB	decibel	mVpp	millivolts peak-to-peak
°C	degree Celsius	nA	nanoampere
fF	femto-farad	ns	nanosecond
kHz	kilohertz	nV	nanovolt
kΩ	kilohm	Ω	ohm
MHz	megahertz	ppm	parts per million
μA	microampere	%	percent
μs	microsecond	pF	picofarad
μV	microvolt	ps	picosecond
μW	microwatt	pA	pikoampere
mA	milliampere	rt-Hz	root hertz
mm	millimeter	V	volt
ms	millisecond	W	watt
mV	millivolt		

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or ‘3Ah’). Hexadecimal numbers may also be represented by a ‘0x’ prefix, the C coding convention. Binary numbers have an appended lowercase ‘b’ (for example, ‘01010100b’ or ‘01000011b’). Numbers not indicated by an ‘h’, ‘b’, or ‘0x’ are in decimal format.

Glossary

- active high
 1. A logic signal having its asserted state as the logic 1 state.
 2. A logic signal having the logic 1 state as the higher voltage of the two states.
- analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
- analog-to-digital converter (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.
- Application programming interface (API)

A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
- asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
- bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
- bandwidth
 1. The frequency range of a message or information processing system measured in hertz.
 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

Glossary (continued)

bias	<ol style="list-style-type: none">1. A systematic deviation of a value from a reference value.2. The amount by which the average of a set of values departs from a reference value.3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.
block	<ol style="list-style-type: none">1. A functional unit that performs a single function, such as an oscillator.2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.
buffer	<ol style="list-style-type: none">1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.3. An amplifier used to lower the output impedance of a system.
bus	<ol style="list-style-type: none">1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog converter (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital converter (ADC) performs the reverse operation.

Glossary (continued)

duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
external reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.
flash block	The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash space that may be protected.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I ² C uses only two bi-directional pins, clock and data, both running at the V _{DD} supply voltage and pulled high with resistors. The bus operates up to 100 kbits/second in standard mode and 400 kbits/second in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	<ol style="list-style-type: none"> 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams. 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.
low voltage detect (LVD)	A circuit that senses V _{DD} and provides an interrupt to the system when V _{DD} falls below a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .

Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	<ol style="list-style-type: none">1. A disturbance that affects a signal and that may distort the information carried by the signal.2. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
phase-locked loop (PLL)	An electronic circuit that controls an <i>oscillator</i> so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
power-on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware reset.
PSoC®	Cypress Semiconductor's PSoC® is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied value.
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a known state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	<ol style="list-style-type: none">1. Pertaining to a process in which all events occur one after the other.2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code, operating from flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol style="list-style-type: none">1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.2. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level analog and digital PSoC blocks. User modules also provide high level <i>API (Application Programming Interface)</i> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain". The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.

Document History Page

Document Title: CY8C29466, CY8C29666 Automotive PSoC® Programmable System-on-Chip™				
Document Number: 001-12899				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	772096	HMT	See ECN	New silicon, new document (Revision **).
*A	2697720	VIVG/ PYRS	04/24/09	Updated template Content edits
*B	2769233	BTK	09/25/09	Updated Features section. Updated text of PSoC Functional Overview section. Updated Getting Started section. Made corrections and minor text edits to Pinouts section. Changed the name of some sections for added clarity. Improved formatting of the register tables. Added clarifying comments to some electrical specifications. Changed T _{RAMP} specification per MASJ input. Fixed all AC specifications to conform to a ±5% IMO accuracy. Made other miscellaneous minor text edits. Deleted some non-applicable or redundant information. Added a footnote to clarify that 8 of the 12 analog inputs are regular and the other 4 are direct SC block connections. Updated the Development Tool Selection section. Improved the bookmark structure. Edited F _{IMO6} , T _{ERASEB} , T _{WRITE} , T _{RSCLK} , T _{FSCLK} , V _{IHP} , V _{PPORXR} , and 5 V RefLo specifications according to MASJ input. Removed 'TM' from Programmable System-on-Chip in the title.
*C	2822792	BTK/ AESAs	12/07/2009	Added T _{PRGH} , T _{PRGC} , I _{OL} , I _{OH} , F _{32KU} , DC _{ILO} , and T _{POWERUP} electrical specifications. Updated the footnotes for the DC Programming Specifications table. Added maximum values and updated typical values for T _{ERASEB} and T _{WRITE} electrical specifications. Replaced T _{RAMP} electrical specification with SR _{POWERUP} electrical specification. Added "Contents" on page 2.
*D	2888007	NJF	03/30/2010	Updated Cypress website links. Added T _{BAKETEMP} and T _{BAKETIME} parameters in Absolute Maximum Ratings Updated Packaging Information . Updated Ordering Code Definitions . Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated Development Kits and Evaluation Tools . Updated links in Sales, Solutions, and Legal Information .
*E	2987146	BTK	07/19/2010	Updated Pinouts section to add 48-pin package. Updated Packaging Information section to add 48-pin package. Updated Development Tool Selection section to add 48-pin package development tool information. Updated Ordering Information section to add new 48-pin package product. Moved Acronyms section to the end of the document. Added part number CY8C29666 to the title.
*F	3111512	BTK/NJF	07/25/2011	Updated I ² C timing diagram to improve clarity. Updated wording, formatting, and notes of the AC Digital Block Specifications table to improve clarity. Added V _{DDP} , V _{DDLv} , and V _{DDHV} electrical specifications to give more information for programming the device. Updated solder reflow temperature specifications to give more clarity. Updated the jitter specifications. Updated PSoC Device Characteristics table. Updated the F _{32KU} electrical specification. Updated note for R _{PD} electrical specification. Updated note for the T _{STG} electrical specification to add more clarity. Added Tape and Reel Information section. Added C _L electrical specification. Updated Analog Reference specifications. Updated V _{OSOA} , TC _{VOSOA} , V _{OSOB} , and TC _{VOSOB} electrical specifications.
*G	3543452	KAUL	03/06/2012	Updated Tape and Reel Information under Packaging Information .

Document Title: CY8C29466, CY8C29666 Automotive PSoC® Programmable System-on-Chip™ Document Number: 001-12899				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*H	4690138	KUK	03/17/2015	Updated Electrical Specifications : Updated DC Electrical Characteristics : Updated DC Analog Reference Specifications : Updated description. Updated Packaging Information : spec 51-85079 – Changed revision from *E to *F. spec 51-85061 – Changed revision from *E to *F. Updated Tape and Reel Information : spec 51-51100 – Changed revision from *C to *D. spec 51-51104 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2007-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.