




**Features**

- HSPA+ Compliant
- Low Voltage Positive Bias Supply (3.0V to 4.2V)
- +28dBm Linear W-CDMA Rel 99 Output Power (+26.5dBm HSPA+ and HSDPA)
- High Efficiency Operation
  - 38% at  $P_{OUT}=28\text{dBm}$
  - 33% at  $P_{OUT}=+26.5\text{dBm}$
  - 16% at  $P_{OUT}=+18.0\text{dBm}$  (Without DC/DC Converter)
- Low Quiescent Current in Low Power Mode: 18mA
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage ( $V_{REF}$ )
- 3-Mode Power States with Digital Control Interface
- Supports DC/DC Converter Operation
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Capacitors

**Applications**

- WCDMA/HSDPA/HSPA+ Wireless Handsets and Data Cards
- Dual-Mode UMTS Wireless Handsets and Data Cards



Functional Block Diagram

**Product Description**

The RF7211 is a high-power, high-efficiency, linear power amplifier designed for use as the final RF amplifier in 3V, 50Ω W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Band 11 and 21 operating in the transmit frequency band from 1427.9MHz to 1462.9MHz. The RF7211 has two digital control pins to select one of three power modes to optimize performance and current drain at lower power levels. The part also has an integrated directional coupler which eliminates the need for an external discrete coupler at the output. The RF7211 is fully HSPA+ compliant and is assembled in a 10-pin, 3mmx3mm module.

**Ordering Information**

RF7211	3V W-CDMA Band 11/21 Linear PA Module
RF7211PCBA-410	Fully Assembled Evaluation Board

**Optimum Technology Matching® Applied**

- |   |                                      |                                     |                                   |
|---|--------------------------------------|-------------------------------------|-----------------------------------|
| <input type="checkbox"/> GaAs HBT             | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET          | <input type="checkbox"/> Si BiCMOS   | <input type="checkbox"/> Si CMOS    | <input type="checkbox"/> RF MEMS  |
| <input checked="" type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT    | <input type="checkbox"/> Si BJT     | <input type="checkbox"/> LDMOS    |

RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.

## Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	6.0	V
Supply Voltage in Idle Mode	6.0	V
Supply Voltage in Operating Mode, 50Ω Load	6.0	V
Supply Voltage, V <sub>BAT</sub>	6.0	V
Control Voltage, V <sub>MODE0</sub> , V <sub>MODE1</sub>	3.5	V
Control Voltage, V <sub>EN</sub>	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

No damage as long as only one parameter is at limit at one time with the other parameters set at recommended operating conditions.


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Recommended Operating Conditions</b>					
Operating Frequency Range	1427.9		1462.9	MHz	
V <sub>BAT</sub>	+3.0	+3.4	+4.2	V	
V <sub>CC</sub>	+3.0 <sup>1</sup>	+3.4	+4.2	V	
V <sub>EN</sub>	0		0.5	V	PA disabled.
	1.4	1.8	3.0	V	PA enabled.
V <sub>MODE0</sub> , V <sub>MODE1</sub>	0		0.5	V	Logic "low".
	1.5	1.8	3.0	V	Logic "high".
P <sub>OUT</sub>					
Maximum Linear Output (HPM)	26.5 <sup>2,3</sup>			dBm	High Power Mode (HPM)
Maximum Linear Output (MPM)	18.0 <sup>2,3</sup>			dBm	Medium Power Mode (MPM)
Maximum Linear Output (LPM)	7.0 <sup>2,3</sup>			dBm	Low Power Mode (LPM)
Ambient Temperature	-30	+25	+85	°C	
Notes:					
<sup>1</sup> Minimum V <sub>CC</sub> for max P <sub>OUT</sub> is indicated. V <sub>CC</sub> down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery current.					
<sup>2</sup> For operation at V <sub>CC</sub> =+3.0V, derate P <sub>OUT</sub> by 1.3dB. At V <sub>CC</sub> =3.2V, derate P <sub>OUT</sub> by 0.6dB.					
<sup>3</sup> P <sub>OUT</sub> is specified for HSDPA and HSPA+ modulation: HSDPA Configuration: β <sub>c</sub> =12, β <sub>d</sub> =15, β <sub>hs</sub> =24 HSPA+ Configuration: 3GPP Release 7 Subtest 1					

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Electrical Specifications</b>					$T_C = +25^\circ\text{C}$ , $V_{CC} = V_{BAT} = +3.4\text{V}$ , $V_{EN} = +1.8\text{V}$ , HSPA+ Modulation, and $50\Omega$ system, unless otherwise specified.
Gain	25.0	26.5	30	dB	HPM, $P_{OUT} = 26.5\text{dBm}$
	14	16.5	20	dB	MPM, $P_{OUT} \leq 18.0\text{dBm}$
	10	13.5	15	dB	LPM, $P_{OUT} \leq 7.0\text{dBm}$
Gain Linearity		$\pm 0.4$		dB	HPM, $18.0\text{dBm} \leq P_{OUT} \leq 26.5\text{dBm}$
ACLR - 5 MHz Offset		-39	-36.5	dBc	HPM, $P_{OUT} = 26.5\text{dBm}$
		-39	-36.5	dBc	MPM, $P_{OUT} = 18.0\text{dBm}$
		-38	-36.5	dBc	LPM, $P_{OUT} = 7.0\text{dBm}$
ACLR - 10MHz Offset		-55	-48	dBc	HPM, $P_{OUT} = 26.5\text{dBm}$
		-54	-48	dBc	MPM, $P_{OUT} = 18.0\text{dBm}$
		-55	-48	dBc	LPM, $P_{OUT} = 7.0\text{dBm}$
PAE Without DC/DC Converter	27.5	33	40	%	HPM, $P_{OUT} = 26.5\text{dBm}$
	12	16	25	%	MPM, $P_{OUT} = 18.0\text{dBm}$
	2.8	4.1	7	%	LPM, $P_{OUT} = 7.0\text{dBm}$
Current Drain	328	400	477	mA	HPM, $P_{OUT} = 26.5\text{dBm}$
	93	120	155	mA	MPM, $P_{OUT} = 18.0\text{dBm}$
	21	36	53	mA	LPM, $P_{OUT} = 7.0\text{dBm}$
Quiescent Current	65	100	140	mA	HPM, DC only
	5	24	35	mA	MPM, DC only
	5	18	28	mA	LPM, DC only
Enable Current		0.3	1.0	mA	Source or sink current. $V_{EN} = 1.8\text{V}$ .
Mode Current ( $I_{MODE0}$ , $I_{MODE1}$ )		0.3	1.0	mA	Source or sink current. $V_{MODE0}$ , $V_{MODE1} = 1.8\text{V}$ .
Leakage Current		5.0	15.0	$\mu\text{A}$	DC only. $V_{CC} = V_{BAT} = 4.2\text{V}$ , $V_{EN} = V_{MODE0} = V_{MODE1} = 0\text{V}$ .
Noise Power in Receive Band		-135		dBm/Hz	All power modes, measured at duplex offset frequency (FTX+48MHz). Rx: 1475.9MHz to 1510.9MHz, $P_{OUT} \leq 26.5\text{dBm}$
Input Impedance		1.7:1		VSWR	No ext. matching, $P_{OUT} \leq 26.5\text{dBm}$ , all modes.
Harmonic 2FO		-20	-13	dBm	$P_{OUT} \leq 26.5\text{dBm}$ , all power modes.
Harmonic 3FO		-40		dBm	$P_{OUT} \leq 26.5\text{dBm}$ , all power modes.
Spurious Output Level			-70	dBc	All spurious, $P_{OUT} \leq 26.5\text{dBm}$ , all conditions, load VSWR $\leq 6:1$ , all phase angle.
Insertion Phase Shift		$\pm 30$		$^\circ$	Phase shift at 18dBm when switching from HPM to MPM and MPM to LPM.
DC Enable Time			10	$\mu\text{S}$	DC only. Time from $V_{EN} = \text{high}$ to stable idle current (90% of steady state value).
RF Rise/Fall Time			6	$\mu\text{S}$	$P_{OUT} \leq 26.5\text{dBm}$ , all modes. 90% of target, DC settled prior to RF.
Coupling Factor		19.5		dB	$P_{OUT} \leq 26.5\text{dBm}$ , all modes.
Coupling Accuracy - Temp/Voltage		$\pm 0.5$		dB	$P_{OUT} \leq 26.5\text{dBm}$ , all modes. $-30^\circ\text{C} \leq T_C \leq 85^\circ\text{C}$ , $3.0\text{V} \leq V_{CC}$ & $V_{BAT} \leq 4.2\text{V}$ , referenced to $25^\circ\text{C}$ , 3.4V conditions.
Coupling Accuracy - VSWR		$\pm 0.7$		dB	$P_{OUT} \leq 26.5\text{dBm}$ , all modes, load VSWR = 2:1, $\pm 0.7\text{dB}$ accuracy corresponds to 12dB directivity.

Pin	Function	Description
1	VBAT	Supply voltage for bias circuitry and the first stage amplifier.
2	RF IN	RF input internally matched to 50Ω and DC blocked.
3	VMODE1	Digital control input for power mode selection (see Operating Modes truth table).
4	VMODE0	Digital control input for power mode selection (see Operating Modes truth table).
5	VEN	Digital control input for PA enable and disable (see Operating Modes truth table).
6	CPL OUT	Coupler output.
7	GND	This pin must be grounded.
8	CPL IN	Coupler input used for cascading couplers in series. Terminate this pin with a 50Ω resistor if not connected to another coupler.
9	RF OUT	RF output internally matched to 50Ω and DC blocked.
10	VCC	Supply voltage for the second stage amplifier which can be connected to battery supply or output of DC-DC converter.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.


V <sub>EN</sub>	V <sub>MODE0</sub>	V <sub>MODE1</sub>	V <sub>BAT</sub>	V <sub>CC</sub>	Conditions/Comments
Low	Low	Low	3.0V to 4.2V	3.0V to 4.2V	Power down mode
Low	X	X	3.0V to 4.2V	3.0V to 4.2V	Standby Mode
High	Low	Low	3.0V to 4.2V	3.0V to 4.2V	High Power Mode (HPM)
High	High	Low	3.0V to 4.2V	3.0V to 4.2V	Medium Power Mode (MPM)
High	High	High	3.0V to 4.2V	3.0V to 4.2V	Low Power Mode (LPM)
High	Low	Low	3.0V to 4.2V	≥0.5V	Optional lower V <sub>CC</sub> in Low Power Mode (LPM)

## Package Drawing



NOTES:  
1. SHADED AREAS REPRESENT PIN 1 LOCATION.

**Preliminary Application Schematic**



**NOTES:**

- 1 VCC and VBAT are connected together if DC-DC converter is not used.
- 2 Place these capacitors as close to PA as possible.
- 3 50 Ω resistor will be removed if pin 8 is connected to another coupler.

## PCB Design Requirements

### PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

### PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

### PCB Metal Land Pattern





Figure 1. PCB Metal Land Pattern (Top View)

**PCB Solder Mask Pattern**

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.

A= 0.45 x 0.50 mm Typ  
 B= 1.70 x 2.80 mm



**Figure 2. PCB Solder Mask Pattern (Top View)**

**Thermal Pad and Via Design**

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

